An ordered Co/ Al 2 O 3 core-shell nanocrystal ͑NC͒ nonvolatile memory device was fabricated. Self-assembled diblock copolymer process aligned the NCs with uniform size. Co/ Al 2 O 3 core-shell NCs were formed using atomic layer deposition of Al 2 O 3 before and after the ordered Co NC formation. Compared to Co NC memory, Co/ Al 2 O 3 core-shell NC memory shows improved retention performance without sacrificing writing and erasing speeds. © 2011 American Institute of Physics. ͓doi:10.1063/1.3589993͔
Nonvolatile memory devices with floating-gate structure are being widely used in MP3 players, digital cameras, and memory cards nowadays. 1 The most prominent problem of poly-Si floating gate memory is the limited potential in continuous scaling of the device structure. 2 Due to excellent memory performance and high scalability, nanocrystal ͑NC͒ floating gate memory devices have attracted considerable attention. 3 Different types of NCs such as double Si dots, 4 Ge NCs, 5 metal NCs, [6] [7] [8] silicide NCs, [9] [10] [11] [12] and dielectric NCs ͑Ref. 13͒ have been proposed to achieve memory devices with longer retention performance. Among these NCs, metallic NCs have larger work function than the electron affinity of Si NCs, and are advantageous to reduce the leakage current through the tunneling barrier due to increased barrier height.
14 These NC memories also achieved high programming/erasing ͑P/E͒ speeds based on the high density of states in NC storage. 15, 16 Nevertheless, all NCs are randomly distributed, limiting the device performance and overall scalability. The synthesis of uniform, well ordered NC arrays is one of the key limitations for device fabrication, garnering much of the research focus at the moment. 17, 18 Additionally, as the memory technology scales down further, thinner SiO 2 tunnel layer is required for lower power operations. However, thinner oxide increases leakage, leading to compromised retention. It is well known that leakage current of high-k materials is smaller than that of SiO 2 for the same equivalent oxide thickness ͑EOT͒. To improve the retention performance of memory devices, recent studies have tried to use high-k dielectrics such as Al 2 O 3 and HfO 2 , instead of SiO 2 layers, for the tunnel and control oxide layers to reduce the leakage. 19 In this letter, we developed Co NC ordered arrays with uniform size and distribution using a diblock copolymer synthesis process. In addition, thin Al 2 O 3 high-k layers were deposited by atomic layer deposition ͑ALD͒ as shell of the NCs. The purpose is twofold; the ability of minimizing segregation of Co metal atoms to tunnel oxide during hightemperature device process and the increase in EOT. The benefit is enhanced retention performance. Uniformly distributed Co/ Al 2 O 3 core-shell NCs are embedded in metaloxide-semiconductor ͑MOS͒ memory system. The Co/ Al 2 O 3 core-shell NC memory achieved a higher retention performance as compared to Co NC memory reference sample.
A self-assembly diblock copolymer process was used to deposit highly ordered Co NC arrays. First, a 3.0-nm-thick thermal oxide was grown in dry oxygen at 850°C as the tunnel oxide. A thin Al 2 O 3 layer approximately 1 nm thick was then deposited on the SiO 2 layer by ALD at 250°C, using Cambridge Savannah 100&200. Self-assembly of Co NCs was achieved by mixing PS-b-P4VP, toluene, and CoCl 2 ·6H 2 O for 48 h, followed by spin-coating onto the sample surface. The polymer was subsequently removed by exposure to oxygen plasma for 3 min. The obtained Co NCs were reduced from CoO by performing a forming gas annealing at 400°C for 30 min. A layer of Al 2 O 3 , approximately 1 nm, was deposited over the Co NC array to encapsulate the particles and form the desired core-shell structure. A control oxide layer of about 15 nm was then deposited by low pressure chemical vapor deposition ͑LPCVD͒ and then electrode was patterned to form MOS structure memory capacitor. Additionally, a sample with only Co NCs and another sample with pure Al 2 O 3 were prepared as reference samples to compare their device performances. 20 Figures 1͑a͒ and 1͑b͒ show scanning electron microa͒ Author to whom correspondence should be addressed. Figures 1͑c͒ and 1͑d͒ show the cross-sectional transmission electron microscope ͑TEM͒ images of Co NC memory and Co/ Al 2 O 3 core-shell NC memories after device fabrication, respectively. Based on these measurements, the average diameter of the spherical NCs is determined to be ϳ6 nm with an average distance spacing of ϳ14 nm. The thickness of the tunnel oxide is ϳ3 nm and the control oxide is ϳ15 nm. As shown in Fig.  1͑d͒ , thin Al 2 O 3 shell layer is clearly shown between the Co dots, indicating the existence of Al 2 O 3 layer. Further energy dispersive x-ray spectroscopy analysis proved the existence of core-shell structure. 20 The MOS capacitor memories were characterized using an Agilent LCR meter at room temperature. A typical highfrequency ͑1 MHz͒ capacitance-voltage ͑C-V͒ sweep results with a scanning range between Ϯ8 V and Ϯ15 V for the devices with Al 2 O 3 shell only, Co NCs and Co/ Al 2 O 3 coreshell NCs are shown in Figs. 2͑a͒-2͑c͒ , respectively. The sweep started from the inversion to the accumulation, and finally back to the inversion region at a rate of 0.5 V/s.
In Fig. 2͑a͒ , as voltage is swept from ͑Ϫ8͒Ϫ͑8͒ V, ͑Ϫ10͒ Ϫ͑10͒ V, ͑Ϫ12͒Ϫ͑12͒ V, and ͑Ϫ15͒Ϫ͑15͒ V, a tiny memory window ͑ϳ0.2 V at Ϯ15 V sweep͒ is shown, which may be caused by defects in the Al 2 O 3 layer. As the NCs are added to the device structure, an obvious hysteresis is observed as the gate voltage increases ͓Fig. 2͑b͔͒. Starting at Ϯ8 V, the memory window is estimated to be ϳ0.3 V. Increasing the sweep voltage range to 10 V, 12 V, and 15 V resulted in a memory window increase of 1.2 V, 2.7 V, and 4.8 V, respectively. Figure 2͑c͒ shows obvious hysteresis curves at different sweep voltages. A small memory window of ϳ0.2 V is obtained as the voltage is swept at Ϯ8 V. As the sweep voltage range increases to 10 V, 12 V, and 15 V, the memory window increases to 1 V, 2.5 V, and 4 V, respectively. Wider voltage sweep range leads to the fact that more electrons are programmed to the NCs and erased from the NCs, therefore larger memory window is achieved. It should be noted that overall shift of hysteresis curves of Fig. 2͑c͒ to the right compared with those in Fig. 2͑a͒ and Fig. 2͑b͒ may be due to the additional trapping of charges in SiO 2 / Al 2 O 3 / Co interfaces. Figure 3 shows the flat band voltage shift, Fig. 2͑c͒ , changes with P/E time for Co and Co/ Al 2 O 3 core-shell NC memory, respectively, when using a P/E voltage of Ϯ15 V. As programming time increases, more electrons are injected into the NCs until a saturation is achieved and, no more electrons are able to enter the NCs. The same situation is observed as the device is erased. As the erasing time increases, more electrons are extracted from the NC core-shell structures. Although core-shell NC memory has additional Al 2 O 3 shell layer, electric field concentration effect 21 caused by the high-k properties makes most of the voltage drop on SiO 2 layer. This makes Co NC memory and Co/ Al 2 O 3 coreshell NC memory appear to have similar P/E speeds. Figure 4 shows retention characteristics of the two capacitor memories with Co and Co/ Al 2 O 3 core-shell NCs at programmed and erased states, respectively. The P/E conditions are 15 V and Ϫ15 V for 1 s, respectively. After programming, transient capacitance at the same read voltage is recorded intermittently. The Co/ Al 2 O 3 core-shell NC capacitor memory leads to a slower charge loss ratio. pared to the Co NC memory, which contributes to the slower charge loss ratio and longer retention time. In summary, a core-shell NC MOS memory was demonstrated. Uniform NC size and spacing are obtained by a diblock copolymer fabrication process. The uniform NC distribution throughout the sample is critical for device scalability, reliability, and manufacturability. High-k Al 2 O 3 layer is used as shell in the core-shell structure, which improves the retention performance. Reliable diblock copolymer process to make metal/high-k core-shell NC memory may open up opportunities for memory applications.
